A 2-D DCT computation based on Bivariate Algebraic Integer using Single Channel Architecture

D. Tanveer, T. Thammi Reddy

G. Pulla Reddy college of engineering and technology (Autonomous), Kurnool, A.P., India.

Abstract
This paper presents an area efficient row-parallel architecture for the real-time implementation of bivariate algebraic integer (AI) encoded 2-D discrete cosine transform (DCT) for image and video processing. An improved fast algorithm for AI based 1-D DCT computation is proposed along with a single channel 2-D DCT architecture. The proposed architecture computes 8x8 2-D DCT transform based on the Arai DCT algorithm. The design improves on the 4-channel AI DCT architecture that was published recently by reducing the number of integer channels to one and the number of 8-point 1-D DCT cores reduced from 5 down to 2. The architecture offers exact computation of 8x8 blocks of the 2-D DCT coefficients up to the FRS, which converts the coefficients from the AI representation to fixed-point format using the method of expansion factors. Prototype circuits corresponding to FRS blocks based on two expansion factors are realized, tested, and verified on FPGA chip, using a Xilinx Virtex-6 XC6VLX240T device.

Index Terms—DCT, Algebraic Integers, Expansion factors, Arai DCT algorithm.

I. INTRODUCTION

The discrete cosine transform (DCT) is a widely used mathematical tool in image and video compression. It is a core component in contemporary media standards such as JPEG and MPEG [1]. However the computational complexity of the DCT operation imparts a significant burden in VLSI circuits for real time applications. Several algorithms have been proposed to reduce the complexity of DCT circuits by exploiting its mathematical properties [3], [4], [5]. Integer transforms are employed in video standards such as H.264. Indeed, the DCT is known for its properties of decorrelation, energy compaction, separability, symmetry, and orthogonality [2]. However, we emphasize that these methods are approximations, which are inherently inexact and may introduce a computational error floor to the DCT evaluation.

To wit, one of the main obstacles in performing accurate DCT computations is the implementation of the irrational coefficient multiplications needed to calculate the transform. Traditional DCT implementations adopt a compromise solution to this problem employing truncation or rounding off [6] to approximate these quantities. As a consequence, computational errors are systematically introduced into the Computation, leading to degradation of the signal-to-noise ratio (SNR).
To partially address this issue, algebraic integer (AI) encoding [7] has been employed [8], [9], [10], [11]. The main idea in this approach is to map required irrational numbers into an array of integers, which can be arithmetically manipulated in an error free manner. At the end of the computation, AI based algorithms require a final reconstruction step (FRS) in order to map the resulting encoded integer arrays back into the usual fixed-point representation. FRS can be implemented by means of individualized circuits, at in principle any given precision [4]. Architectures based on the low-complexity Arai DCT algorithm [3] has been proposed in [9], [12]. The Arai DCT algorithm is an algorithm for 8-point DCT computation in video and image processing applications because of its relatively low computational complexity. It is noted that this algorithm requires only five multiplications to generate the eight output coefficients. In the AI based architectures proposed in [9], [12], the algebraically encoded numbers are reconstructed and represented in fixed-point format at the end of column-wise DCT calculation by means of an intermediate reconstruction step; then data is coded again before the row-wise DCT calculation. As a result, the intermediate reconstruction step introduces errors that propagate into subsequent sections. In a sense, the presence of such computational error in an intermediate stage of the calculation diminishes the point of employing an AI based structure. To address this issue, in [13] a doubly AI encoded architecture where the reconstruction is performed only once at the end of the entire computation was proposed. Such architecture could allow a completely error free computation throughout all algorithm stages until the reconstruction stage for the 2-D DCT computation. In fact, after the column-wise computation, data path is divided and the row-wise computation is performed separately for each AI base. We use the term channel to refer to these data paths.

In this paper, we propose an improved fast algorithm for the AI based 1-D DCT computation derived from the algorithm proposed in [9]. Additionally, we present a 2-D DCT architecture based on the improved 1-D transform. This 2-D constitutes of a single channel which provides improvements in terms of area and power consumption when compared with the four channel architecture described in [13]. Detailed comparisons between the proposed architecture with some of the existing are also provided.

<table>
<thead>
<tr>
<th>TABLE I</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-D AI ENCODING OF ARAI DCT CONSTANTS.</td>
</tr>
<tr>
<td>cos(4π/16)</td>
</tr>
<tr>
<td>[0 0]</td>
</tr>
<tr>
<td>[0 1]</td>
</tr>
<tr>
<td>cos(6π/16)</td>
</tr>
<tr>
<td>[0 1]</td>
</tr>
<tr>
<td>[1 0]</td>
</tr>
</tbody>
</table>

II. REVIEW OF AI BASED DCT COMPUTATION

AI encoding provides an exact representation devoid of quantization noise in DCT computations. An AI is defined as a root of a monic polynomial whose coefficients are integers [14]. AI may constitute a basis and real numbers may be expressed as a integer linear combination of such basis elements. Thus, real numbers can be possibly represented without errors by an array of integers.

In [9] AI encoding is adapted into Arai DCT algorithm [3], and the corresponding encoding
is shown in Table I. The corresponding AI basis is furnished by

\[
\begin{bmatrix}
1 \\
Z_1 \\
Z_2 \\
Z_3
\end{bmatrix}
\]

Where \( Z_1 = \sqrt{2} + \sqrt{2} + \sqrt{2} - \sqrt{2} \) and \( Z_2 = \sqrt{2} + \sqrt{2} - \sqrt{2} - \sqrt{2} \).

It should be noted that the hardware implementation of this representation requires only of adders/subtracters. Indeed, a given real number \( x \) is encoded into an integer-array

\[
\begin{bmatrix}
x^{(a)} \\
x^{(b)} \\
x^{(c)} \\
x^{(d)}
\end{bmatrix}
\]

Where \( x^{(a)}, x^{(b)}, x^{(c)} \) and \( x^{(d)} \) indicate the integers associated to basis elements \( 1, Z_1, Z_2 \) and \( Z_1, Z_2 \) respectively. We refer to these integers as the AI components of \( x \).

Therefore, quantity \( x \) can be decoded (reconstructed) from its AI encoded form according to [9]:

\[
x = \text{tr} \left( \begin{bmatrix} x^{(a)} & x^{(b)} \\ x^{(c)} & x^{(d)} \end{bmatrix} \cdot \begin{bmatrix} 1 & z_1 \\ z_2 & z_1 z_2 \end{bmatrix}^T \right) \\
= x^{(a)} + x^{(b)} \cdot z_1 + x^{(c)} \cdot z_2 + x^{(d)} \cdot z_1 z_2,
\]

(1)

Where \( \text{tr}(.) \) returns the trace of its argument and superscript \( ^T \) corresponds to the transposition operation. The decoding can be done in a tailored FRS where the AI basis is represented at the desired precision. Several FRS structures have been proposed, including schemes that employ Booth encoding [9] and the expansion factor method [13], [15].

### III. IMPROVED AI- BASED 1-D DCT ALGORITHM

The proposed 1-D DCT algorithm is derived from the 1-D AI Arai DCT [9], [13], using algebraic manipulations. Its computational complexity consists of 20 additions; no multiplication or shift operations are required, as depicted in Fig. 1. This provides an improvement in terms of hardware resources when compared with the algorithm proposed in [13] and [9], which requires 21 additions and 2 shift operations. Although when only a single DCT is considered, the economy of one addition and two bit-shifting operations may seem modest, we note that in video processing systems, the 1-D DCT is performed many times (once per column, per row, per component, per 8x8 block, per frame). Thus, the overall computational savings is cumulative. Further, the proposed method as well as its competitors is highly optimized procedures; thus one may not expect enormous gains in terms of computational complexity. Indeed, we are approaching the asymptotic limits of the theoretical DCT complexity. Finally, it is noted that the savings in multiplications account for about 5% in total complexity for considering DCTs only, which can be a significant gain especially for low-power applications.

For the purpose of mathematical analysis, the transform is described in matrix notation. Let \( A \) denote the matrix transformation associated to the 1-D Arai DCT algorithm defined over the AI structure and \( B \) denote the matrix related to the operations in the FRS. Matrix \( A \) is represented in terms of signal flow diagram in the dashed block of Fig. 1. Matrix \( B \) is simply represents the AI presentation, ensuring that the resulting calculation furnishes AI as shown.
in (1).

Therefore, the complete 1-D AI DCT is given by

\[
X_{1D} = B \cdot A \cdot x_{1D},
\]

Where \( x_{1D} \) and \( X_{1D} \) are 8-point column vectors for the input and output sequences respectively, and where

\[
A = \begin{bmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & -1 & 1 & 1 & -1 & -1 & 1 & 1 \\
1 & 1 & -1 & -1 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & -1 & -1 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & -1 & -1 & -1 & -1 \\
0 & -1 & -1 & 0 & 1 & 1 & 0 & 0 \\
-1 & -1 & 1 & 1 & -1 & -1 & 1 & 1 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & -1
\end{bmatrix}
\]

(2)

\[
B = \begin{bmatrix}
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & Z_1 Z_2 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & -Z_1 Z_2 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & -Z_1 & -Z_2 & -Z_3 & 1 & 0 \\
0 & 0 & 0 & Z_1 & Z_2 & Z_3 & 0 & 1 \\
0 & 0 & 0 & -Z_1 & Z_2 & Z_3 & 1 & 1 \\
0 & 0 & 0 & Z_1 & Z_2 & Z_3 & -Z_2 & 1
\end{bmatrix}
\]

The multiplications present in \( B \) can be efficiently implemented by means of the expansion factor method as described in [15]. The expansion factor method employs a factor which scales the required multiplicands \( z_1, z_2 \), and \( z_1 z_2 \) into quantities that are close to integers governed by the following relationship:

\[
\alpha \left[ z_1, z_2, z_1 z_2 \right] \approx \left[ m_1, m_2, m_3 \right]
\]

where \( m_1, m_2 \), and \( m_3 \) are integers. This approach entail a reduction in the overall number of multiplications required by the FRS [15].

IV. ROW- PARALLEL 2-D DCT ARCHITECTURE

Let \( x_{2D} \) and \( X_{2D} \) be 8x8 input and output data of the 2-D DCT, respectively. The 2-D DCT of \( X_{2D} \) can be obtained after (i) applying the 1-D DCT to its columns; (ii) transposing the resulting matrix; and (iii) applying the 1-D DCT to the rows of the transposed matrix. Mathematically, above procedure is given by:

\[
X_{2D} = B \cdot A \cdot x_{2D} \cdot (B \cdot A)^T = B \cdot A \cdot x_{2D} \cdot A^T \cdot B^T
\]

(3)
Matrix multiplications by B (reconstruction step) should be the final computation stage. Otherwise, an earlier multiplication by B represents an intermediate reconstruction stage, which may reintroduce numerical representation errors. Such errors would then be propagated to subsequent 1-D DCT calls. This may render the purpose of AI encoding ineffective. In [13] an AI based architecture, where the reconstruction step occurs only at the end of the computation, was proposed. In other words, the reconstruction step was placed after both row- and column-wise transforms.

In the current contribution, we propose a similar scheme. However, unlike the architecture described in [13], which requires a column-wise DCT call for each of the four AI components, we propose an architecture which requires a single column-wise DCT. As a result, the computational complexity is greatly decreased in this particular section of the algorithm. The complete block diagram of the 2-D DCT architecture is given in Fig. 2.

A. Derivation of the 1-Channel Architecture

In this subsection, we describe mathematically the derivation of the new architecture. Consider the following decomposition of the matrix B, which follows from (2):

$$B = B_0 + B_1 \cdot Z_1 + B_2 \cdot Z_2 + B_3 \cdot Z_1 Z_2$$  \hspace{1cm} (4)
Matrices $B_0$, $B_1$, $B_2$, and $B_3$ are sparse, and contain only 0, 1, and -1, leading to low complexity. Therefore, applying (5) into (4) the 2-D DCT computation can be rewritten as follows. Let $Y_{2D} = A \cdot x_{2D} \cdot A^T$. Notice that the calculation of $Y_{2D}$ requires no multiplications. Then we have:

$$X_{2D} = B \cdot Y_{2D} \cdot B^T$$

$$= \sum_{i=0}^{3} \sum_{j=0}^{3} B_i \cdot Y_{2D} \cdot B_j^T \cdot \begin{bmatrix} x_1 \ y_2 \end{bmatrix}$$

Where $m,n \in \{0, 1, 2\}$. Therefore, the evaluation of $X_{2D}$ is highly dependent on the computation of the structure $B_i \cdot (.) \cdot B_j^T$.

V. EFFICIENT IMPLEMENTATION OF $B_i \cdot (.) \cdot B_j^T$ BLOCK

Matrices $B_i$, $i \in \{1, 2, 3, 4\}$ contain only a single non-zero element in each row. Therefore any matrix multiplication by $B_i$ can be trivially performed. To maintain the row-parallel structure of the design, the block that computes $B_i \cdot Y_{2D} \cdot B_j^T$ should output a single row of data per clock cycle. Hence the 64 elements in the $8 \times 8$ $Y_{2D}$ matrix should be stored for 8 clock cycles.
The signal flow graph (SFG) corresponding to the $j$th row of the storage structure is depicted in Fig 3. The left and right-multiplication of $Y_{2D}$ by an arbitrary 8X8 matrix would require 56 storage elements operating at a clock rate of $F_{clk}$ and another 64 storage elements operating at a rate of $F_{clk} = 8$. However, this operation requires far less storage elements due to the sparse nature of the matrices under consideration. In the next section we investigate this possibility.

![Fig. 3. SFG depicting the direct implementation of the buffer section in $B_j \cdot (\cdot) \cdot B_j^T$ block for the $j$th row.](image)

A. Derivation of Half Column Independence

The 8X8 matrices $B_i$, $i \in \{1, 2, 3, 4\}$ can be decomposed into a block matrix of 4X4 blocks in the following manner:

$$
B_i = \begin{bmatrix}
B_{i,0} & 0_4 \\
0_4 & B_{i,1}
\end{bmatrix}
$$

(7)

Where $0_4$ is the 4X4 null matrix. $B_i$ is a block diagonal matrix. Similarly,

$$
Y_{2D} = \begin{bmatrix}
Y_{2D,0} & Y_{2D,1} \\
Y_{2D,2} & Y_{2D,3}
\end{bmatrix}
$$

Therefore, the product $B_i \cdot Y_{2D} \cdot B_j$ is given by
\[
B_1 \cdot Y_{2D} \cdot B_j^T = \begin{bmatrix}
B_{i,0} & 0_4 \\
0_4 & B_{i,j}
\end{bmatrix}
\begin{bmatrix}
Y_{2D,0} & Y_{2D,1} \\
Y_{2D,2} & Y_{2D,3}
\end{bmatrix}
\begin{bmatrix}
B_{j,0}^T & 0_4 \\
0_4 & B_{j,1}^T
\end{bmatrix}
\]

\[
= \begin{bmatrix}
B_{i,0} \cdot Y_{2D,0} \cdot B_{j,0}^T & B_{i,0} \cdot Y_{2D,1} \cdot B_{j,1}^T \\
B_{i,1} \cdot Y_{2D,2} \cdot B_{j,0}^T & B_{i,1} \cdot Y_{2D,3} \cdot B_{j,1}^T
\end{bmatrix}
\]

(8)

Above relations show that the computation of \(B_1 \cdot Y_{2D} \cdot B_j^T\), for a particular choice of \(i\) and \(j\), can be performed in two sequential steps which can be computed independently of each other. The computation of (8) is achieved by the following steps:

1) Compute the first four rows of the resulting matrix using the first four rows of \(Y_{2D}\);
2) Compute the last four rows of the resulting matrix using the last four rows of \(Y_{2D}\).

The above sequence of computation can be realized using the SFG in Fig. 4. Eight consecutive rows are stored in clock FIFO registers. A total of 24 FIFO registers are needed for the section of the circuit operating at \(F_{clk}\), while 32 registers are required for the slower section operating at \(F_{clk}/8\).

**B. Buffer**

The buffer shown in Fig. 5 consists of a shift register section and a bank of parallel-load registers. At time instant \(k\), the shift registers hold four consecutive rows of \(Y_{2D}\) denoted by \(yk, 0 \ldots 7\), \(yk-1, 0 \ldots 7\), \(yk-2, 0 \ldots 7\), and \(yk-3, 0 \ldots 7\). When \(k \mod 4 = 0\), a parallel load is executed, synchronously transferring the content of the shift registers (Fig. 5, block P) into the parallel load register bank (Fig. 5, block Q). The timing diagram portraying register transfers in this block is shown in Fig 6. Transfers occur at every positive clock edge of \(F_{clk}\). Next, the computation of \(B_{ij} \cdot Y_{2Dr} \cdot B_{j,k}^T\) block, where \(i \in \{0, 1, 2, 3\}, q \in \{0, 1\}, r \in \{0, 1, 2, 3\},\) and \(s \in \{0, 1\}\) is considered.

**C. Computing \(B_{ij} \cdot Y_{2Dr} \cdot B_{j,k}^T\) Block**

The computation of \(B_{ij} \cdot Y_{2Dr} \cdot B_{j,k}^T\) is achieved by cross-wiring. This step of the computation is free of addition and subtraction operations. Eight-input multiplexers are used for cross-wiring. Notice that (i) \(B_{ij} \cdot Y_{2Dr,0}\) and \(B_{ij,0} \cdot Y_{2Dr,2}\) and (ii) \(B_{ij,0} \cdot Y_{2Dr,1}\) and \(B_{ij,0} \cdot Y_{2Dr,3}\) are to be computed in a time synchronous scheme. Thus, we need in total 32 multiplexers in total in order to compute all the 16 terms of (6). The multiplexers are commuted time-synchronously, leading to periodic connections being made to the appropriate outputs of Block Q in Fig. 5. The wiring of the multiplexer inputs is governed by (6) and (8).
D. Final Reconstruction Step (FRS)

The cross-wiring form the $\mathbf{B}_i \cdot \mathbf{V}_2 \mathbf{D} \cdot \mathbf{B}_T^T$ block are presented to the FRS stage in order to recover the fixed point coefficients. The computation is completely error free up to the FRS stage. The FRS implementation based on expansion factors $a = 4.5958$ and $167.2309$ proposed in [13] was employed in the proposed hardware implementation. These expansion factors correspond to integer sets $\{ m_1 \ m_2 \ m_3 \} = \{ 12 \ 5 \ 13 \}$ and $\{ 437 \ 181 \ 473 \}$ respectively, with each set satisfying (3). The architecture using expansion factor $167.2309$ offers a significant improvement in accuracy when compared to expansion factor $4.5958$ [13]. In [13, Sec. IV] a comprehensive account of the FRS implementation is furnished. Such previously described FRS is applied in the proposed architecture.

VI. HARDWARE IMPLEMENTATION AND RESULTS

Two designs corresponding to expansion factors $4.5958$ and $167.2309$ were physically implemented and tested on-chip using field programmable gate array (FPGA) technology and thereafter mapped to $45 \text{ nm}$ CMOS technology. We employed a Xilinx ML605 evaluation kit which is populated with a Xilinx Virtex-6 XC6VLX240T FPGA device. The JTAG interface was used to input the test $8 \times 8$ 2-D DCT arrays to the device from the MATLAB workspace. The measured outputs were returned to the MATLAB workspace.

A. On-chip Verification using Success Rates

As a figure of merit, we considered the success rate defined as the percentage of coefficients which are within the error limit of $\pm \varepsilon \%$. For the range $\varepsilon = /0.005, 0.01, 0.05, 0.1, 1, 5, 10/$, the success rates were of precision as given in the Table II. Input word length $L$ was set to 4 and 8 bits. The proposed AI architectures for the FPGA, are
designed to be overflow-free at each stage throughout the AI encoded structure. The accuracy results obtained are exactly same as the ones for the designs proposed in [13] based on expansion factor FRS. Notice however that up to the FRS all AI encoded 2-D DCT computation is totally error free.

B. Area, Critical Path Delay, and Power Metrics

The design was simulated up to place and route in 45 nm CMOS process using NCSU 45 nm PDK for ASICs and physically implemented using 40 nm CMOS Xilinx Virtex-6 XC6VLX240T FPGA. Then the area (A), critical path delay (T) and power consumption for each implementation were obtained, and are shown in Tables III and IV for FPGA-based physical implementation and ASIC simulation. The ASIC was simulated for power consumption and timing at an operating voltage (VDD) of 1.1 V. Area utilization in mm² and the gate count in terms of 2-input NAND gates are also provided. The metrics were measured for different choices of finite precision using input word length \( L \in \{4, 8\} \) bits. Similar metrics reported in [13] using the same FPGA device and tools are also given in Table III for comparison purposes.

The area utilization in FPGA implementation is given in Table III in terms of the number of elementary programmable logic blocks (slices) whereas the ASIC equivalent is given in terms of the chip area. The total power consumption of the hardware design is constituted of static (leakage) and dynamic components. Static power consumption in FPGAs is dominated by leakage power of the logic fabric and of the configuration memory. Thus this quantity is essentially independent of the proposed design. Hence, only the dynamic power consumption of the FPGA implementation is given. For the ASIC implementation both leakage and dynamic power components are given in Table IV. The area-time (AT) and area-time-squared (AT²) metrics are also provided as a measurement of the overall performance. The AT performance is a suitable metric for area efficient designs while the AT² metric could be used for designs with the speed of operation as the optimization goal [16]. The proposed architecture leads to a reduction of 23% of AT and 22% of AT² (Table III) when compared with the architecture requiring five 1-D DCT cores [13], for designs using the set of integers [437 181 473] with 8-bit input word length. The CMOS design with clock frequency of 951 MHz amounts to a pixel rate of 7.608 G pixels/sec and an 8×8 block rate of 118.875 M blocks/sec.

C. Comparison with Other Architectures

Table V provides a comparison between the existing AI based 2-D DCT architectures and designs based on the proposed architecture. Eight-bit versions of designs using expansion factors 4.5958 and 167.2309 corresponding to integer sets [12 5 13] and [437 181 473], respectively, are used for the comparison.
Fig. 5. Implementation of $B(i)B^T$ block (Register content after the rising edge of $i$th clock cycle, where $i \mod 4 = 0$ is shown).

### TABLE II

SUCCESS RATES OF THE DCT COEFFICIENT COMPUTATION FOR VARIOUS FIXED-POINT BUS WIDTHS AND TOLERANCE LEVELS.

<table>
<thead>
<tr>
<th>$(m_1, m_2, m_3)$</th>
<th>L</th>
<th>10%</th>
<th>5%</th>
<th>1%</th>
<th>0.1%</th>
<th>0.05%</th>
<th>0.01%</th>
<th>0.005%</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(12, 5, 13)$</td>
<td>4</td>
<td>99.0367</td>
<td>98.1356</td>
<td>90.4067</td>
<td>51.7311</td>
<td>42.5511</td>
<td>31.4689</td>
<td>24.5189</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>99.0356</td>
<td>98.0089</td>
<td>90.4473</td>
<td>51.9139</td>
<td>42.7911</td>
<td>31.4267</td>
<td>24.3556</td>
</tr>
<tr>
<td>$(437, 181, 473)$</td>
<td>4</td>
<td>99.9867</td>
<td>99.9744</td>
<td>99.8856</td>
<td>98.9044</td>
<td>97.9</td>
<td>89.8322</td>
<td>80.8699</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>99.99</td>
<td>99.9744</td>
<td>99.8856</td>
<td>98.9044</td>
<td>97.9</td>
<td>89.8322</td>
<td>80.8699</td>
</tr>
</tbody>
</table>

### TABLE III

AREA SPEED AND POWER CONSUMPTION FOR FPGA IMPLEMENTATION ON XILINX VIRTEx 6 XC6VLX240T

<table>
<thead>
<tr>
<th>$(m_1, m_2, m_3)$</th>
<th>L</th>
<th>Slices</th>
<th>Frequency (MHz)</th>
<th>Dynamic power (mW)</th>
<th>$AT$ (slices · μs)</th>
<th>$AT^2$ (slices · μs²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(12, 5, 13)$</td>
<td>4</td>
<td>2377</td>
<td>2212</td>
<td>309.9</td>
<td>316.8</td>
<td>1871</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>3144</td>
<td>2536</td>
<td>300.4</td>
<td>294.3</td>
<td>1687</td>
</tr>
<tr>
<td>$(437, 181, 473)$</td>
<td>4</td>
<td>2605</td>
<td>2291</td>
<td>312.4</td>
<td>312.9</td>
<td>912</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>3445</td>
<td>2591</td>
<td>307.8</td>
<td>303.5</td>
<td>1123</td>
</tr>
</tbody>
</table>

### TABLE IV

SIMULATED RESULTS FOR AREA-SPEED AND POWER CONSUMPTION FROM CMOS 45NM ASIC PLACE AND ROUTE (VDD = 1.1 V)

<table>
<thead>
<tr>
<th>$(m_1, m_2, m_3)$</th>
<th>L</th>
<th>Area (mm²)</th>
<th>Gate count</th>
<th>Speed (MHz)</th>
<th>Power (mW)</th>
<th>$AT$ (mm² · ns)</th>
<th>$AT^2$ (mm² · ns²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(12, 5, 13)$</td>
<td>4</td>
<td>0.303</td>
<td>161.1K</td>
<td>951</td>
<td>1.693</td>
<td>941.8</td>
<td>943.5</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>0.404</td>
<td>215.2K</td>
<td>949</td>
<td>2.220</td>
<td>1275.3</td>
<td>1276</td>
</tr>
<tr>
<td>$(437, 181, 473)$</td>
<td>4</td>
<td>0.394</td>
<td>209.9K</td>
<td>947</td>
<td>2.222</td>
<td>1073.7</td>
<td>1076</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>0.439</td>
<td>233.9K</td>
<td>946</td>
<td>2.942</td>
<td>1451.8</td>
<td>1455</td>
</tr>
</tbody>
</table>

R.S. Publication (rpublication.com), rpublicationhouse@gmail.com
VII. CONCLUSION

An area efficient row-parallel architecture for 8X8 2-D DCT computation based on AI number representation leading to exact computations up to the FRS is proposed. The number of integer channels after the column-wise transform is reduced to one down from four in [13] by eliminating the redundancies present in AI channels. This further enables the simplification of the 1-D blocks and the overall hardware complexity where only two 1-D DCT blocks are needed. Architectural variants corresponding to two expansion factors for the FRS were physically implemented, each at 4-bit and 8-bit input precision, and subsequently verified on a Xilinx Virtex-6 XC6VLX240T FPGA device. The maximum clock frequency for the FPGA realizations is 294.3 MHz. The realizations were simulated up to place and route stage but no fabrications were attempted. The simulated designs achieved a potential maximum clock frequency of 951 MHz as reported by the Cadence Encounter tool.

REFERENCES


